System/360



R1, D2 (X2, B2)

M1, D2 (X2, B2)

R1, R3, D2 (B2)

R1, R3, D2 (B2)

R1, D2 (X2, B2)

R1, D2 (X2, B2) R1, R2

R1, D2 (X2, B2)

R1, R3, D2 (B2)

D1 (L, B1), D2 (B2)

R1, D2 (X2, B2)

R1, D2 (X2, B2)

R1, D2 (X2, B2)

D1 (L, B1), D2 (B2)

D1 (L1, B1), D2 (L2, B2)

D1 (B1), 12

D1 (L1, B1), D2 (L2, B2) D1 (L, B1), D2 (B2)

D1 (L, B1), D2 (B2)

D1 (B1), 12

D1 (B1)

R1, R2

R1, R2

R1, R2

R1, R2

R1, R2

D1 (B1)

R1, R2

R1, R2

R1

D1 (B1)

R1, D2 (B2)

D1 (B1), I2 D1 (L, B1), D2 (B2)

D1 (B1), 12

D1 (L, B1), D2 (B2)

D1 (L, B1), D2 (B2)

D1 (B1), 12

R1, R2

R1, R2

R1. R2

M1, R2

R1, R2 R1, D2 (X2, B2)

R1, R2

R1, R2

R1, R2

			4
	N		1
		Á	4
y.	Ч	Į,	1
7	À	(	/
200		0.8	

ST	AND	ARD	INST	RUCTI	ION	
			◢	_BA		

Add

AND

AND AND

AND

Add Halfword

Add Logical

Add Logical

Branch and Link

Branch and Link

**Branch on Count** 

**Branch on Count** 

Branch on Index Low or Equal

Compare Halfword

Compare Logical

Compare Logical Compare Logical

Compare Logical

Convert to Binary

Convert to Decimal

Compare

Compare

Diagnose

**Exclusive OR** 

**Exclusive OR** 

**Exclusive OR** 

**Exclusive OR** 

Insert Character

Load Address

Load and Test

Load Halfword Load Multiple

Load Negative

**Load Positive** Load PSW

**Move Numerics** 

Move Zones

Multiply

Multiply

OR

OR

OR

OR

Pack

Move with Offset

Multiply Halfword

Set Program Mask

Set System Mask

Shift Left Double

Shift Left Single

Shift Left Double

Shift Right Double

Logical Shift Left Single

Logical

Load Complement

Execute

Halt I/O

Load

Load

Move

Move

Divide Divide

**Branch on Condition** 

Branch on Condition

Branch on Index High

	HE RE	Here	nce
STANDARD INSTE	RUCTION SET		
NAME	MNEMONIC	TYPE	CODE

AH

AL.

NR

NI

NC

BALR

RAI

BCR

BCTR

BCT

BXH

BXLE

CR

CH

CL

CIR

CLC

CLI

CVB

CVD

DR

XR

X

XI

XC

EX

HIO

IC

LR

L

LA

LTR

LCR

LH

LM

LNR

LPR

MVI

MVC

MVN

MVO

MVZ

MR

MH

OR

0

OI

OC

**PACK** 

SPM

SSM

SLA

SLDA

SLDL

SLL

SRDA

LPSW

C

BC

ALR

RX

RX

RR

RX

RR

RX

SI

SS

RR

RX

RR

RX

RR

RX

RS

RS

RR

RX

RX

RR

RX

SS

SI

RX

RX

SI

RR

RX

RR

RX

SI

22

RX

SI RX

RR

RX

RX

RR

RR

RX

RS

RR

RR

SI

SI

SS

SS

SS

SS

RR

RX

RX

RR

RX

SI

SS

SS

RR

SI

RS

RS

RS

RS

RS

	etere	nce	Data	
TANDARD INSTR	UCTION SET			
NAME	MNEMONIC	TYPE	CODE	OPER
Add	AR	RR	1A	R1, R2

STANDARD INST	RUCTION S
NAME	MNEM

AR A

RR 1A R1, R2

5A

4A

1F

5E

14

54

94

D4

05

45

07

47

06

46

86

87

19

59

49

15

55

D5

95

4F

4E

83

1D

5D

57

97

D7

44

QF

43

18

58

41

12

13

48

98

11

10

82

92

D2

DI

FI

D3

1C

5C 4C

16

56

96

D<sub>6</sub>

F2

04

80

8F

8B

8D

89

8E

		-
2000		
DAN	ID	
RAN	עו	

	V	•	4	M	2
ND	N	I	)		

STANDARD INSTRU		ET (Conti	nued) 8A	
Shift Right Single Shift Right Double	SRA	KS	OA	R1, D2 (B2)
Logical	SRDL	RS	8C	R1, D2 (B2)
Shift Right Single				
Logical	SRL	RS SI	88 9C	R1, D2 (B2) D1 (B1)
Start I/O Store	ST	RX	50	R1, D2 (X2, B2)
Store Character	STC	RX	42	R1, D2 (X2, B2)
Store Halfword	STH	RX	40	R1, D2 (X2, B2)
Store Multiple	STM	RS	90	R1, R3, D2 (B2)
Subtract	SR ,	RR	1B	R1, R2
Subtract	S SH	RX RX	5B 4B	R1, D2 (X2, B2) R1, D2 (X2, B2)
Subtract Halfword Subtract Logical	SLR	RR	1F	R1, R2
Subtract Logical	SL	RX	5F	R1, D2 (X2, B2)
Supervisor Call	SVC	RR	0A	1
Test and Set	TS	SI	93	D1 (B1)
Test Channel	TCH	SI	9F	D1 (B1)
Test I/O	TIO	SI SI	9D 91	D1 (B1) D1 (B1), 12
Test Under Mask Translate	TM TR	SS	DC	D1 (L, B1), D2 (B2)
Translate and Test	TRT	SS	DD	D1 (L, B1), D2 (B2)
Unpack	UNPK	SS	F3	D1 (L1, B1), D2 (L2, B2)
DECIMAL FEATURE				D. (1.1. D.1) D.2 (1.2. D.2)
Add Decimal	AP	SS	FA F9	D1 (L1, B1), D2 (L2, B2) D1 (L1, B1), D2 (L2, B2)
Compare Decimal	CP DP	SS SS	FD	D1 (L1, B1), D2 (L2, B2)
Divide Decimal Edit	ED	SS	DE	D1 (L, B1), D2 (B2)
Edit and Mark	EDMK	SS	DF	D1 (L, B1), D2 (B2)
Multiply Decimal	MP	SS	FC	D1 (L1, B1), D2 (L2, B2)
Subtract Decimal	SP	SS	FB	D1 (L1, B1), D2 (L2, B2)
Zero and Add	ZAP	SS	F8	D1 (L1, B1), D2 (L2, B2)
DIRECT CONTROL F	RDD	SI	TIONS 85	D1 (B1), I2
Read Direct Write Direct	WRD	SI	84	D1 (B1), 12
PROTECTION FEATU				
Insert Storage Key	ISK	RR	09	R1, R2
				D1 D2
Set Storage Key	SSK	RR	08	R1, R2
BASIC INSTRUCTION			08	R1, R2
			08	R1, R2
BASIC INSTRUCTION	N FORM	ATS		
BASIC INSTRUCTION	N FORM			R1, R2 THIRD HALFWORD
FIRST HALFWORD  REGISTER	N FORM	ATS		
BASIC INSTRUCTION	N FORM	ATS		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2	N FORM	ATS		
FIRST HALFWORD  REGISTER OPERANDS	N FORM	ATS		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2	N FORM	ATS		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2	SECO	ATS		
FIRST HALFWORD  REGISTER OPERANDS  RR FORMAT 1 2  OP CODE R1 R2  REGISTER OPERAND	SECO	ATS		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R <sub>1</sub> R <sub>2</sub> 0 78 11 12 1  REGISTER	SECO	ATS  OND HALFWO		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  REGISTER OPERAND RX FORMAT 1	SECO	ORAGE ERAND		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  REGISTER OPERAND RX FORMAT 1  OP CODE R1 X2	SECO SECO SECO SECO SECO SECO SECO SECO	ORAGE ERAND 2	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  REGISTER OPERAND RX FORMAT 1	SECO SECO SECO SECO SECO SECO SECO SECO	ORAGE ERAND 2		
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 R2  OPERAND REGISTER OPERAND RX FORMAT 1  OP CODE R1 X2  O 78 11 12 1  REGISTER REGISTER	SECO   STOP	ORAGE ERAND 2 D2 20 STORAGE	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R <sub>1</sub> R <sub>2</sub> OPERAND RX FORMAT 1  OP CODE R <sub>1</sub> X <sub>2</sub> OPERAND RX FORMAT 1  REGISTER OPERAND RX FORMAT 1  REGISTER OPERAND RX FORMAT 1	SECO   STOP	ORAGE ERAND 2 D2 20	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 R2  OP CODE R1 X2  OP CODE R1 X2  REGISTER OPERAND RX FORMAT 1  OP CODE R1 X2  REGISTER OPERAND RX FORMAT 1 3	SECO   STOP	ORAGE ERAND 2 D2 20 STORAGE	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R <sub>1</sub> R <sub>2</sub> OPERAND RX FORMAT 1  OP CODE R <sub>1</sub> X <sub>2</sub> OPERAND RX FORMAT 1  REGISTER OPERAND RX FORMAT 1  REGISTER OPERAND RX FORMAT 1	SECO   STOP	ORAGE ERAND 2 D2 20 STORAGE	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 R2  OP CODE R1 X2  OP CODE R1 X2  REGISTER OPERAND RX FORMAT 1  OP CODE R1 X2  REGISTER OPERAND RX FORMAT 1 3	SECO   STOP	ORAGE ERAND 2 D2 STORAGE OPERAND 2 D2	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2 OPERAND RX FORMAT 1  OP CODE R1 X2  OP CODE R1 X2  OP CODE R1 X2  OP CODE R1 X2  OPERAND RX FORMAT 1  OP CODE R1 X2  REGISTER OPERAND RS FORMAT 1 3  OP CODE R1 R3  OP CODE R1 R3	SECO   STOPP   B2   B2   B2   B2   B2   B2   B2	ORAGE ERAND 2 D2 20 STORAGE OPERAND 2 D2 20	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 R2  OPERAND RX FORMAT 1  OP CODE R1 X2  OPERAND RX FORMAT 1  OP CODE R1 X2  OPERAND RX FORMAT 1  OP CODE R1 X2  OPERAND RX FORMAT 1  REGISTER OPERANDS RS FORMAT 1 3  OP CODE R1 R3	SECO   STOP	ORAGE ERAND 2 20 STORAGE OPERAND 2 20 STORAGE OPERAND 2 20 STORAGE	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  IMMEDIATE	SECO   STOP	ORAGE ERAND 2 D2 20 STORAGE OPERAND 2 D2 20	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  IMMEDIATE OPERAND  SI FORMAT 2  IMMEDIATE OPERAND  SI FORMAT 2	SECO   STOP   B2   ST16	ORAGE ERAND  2  D2  20  STORAGE OPERAND  2  D2  20  STORAGE OPERAND	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  IMMEDIATE OPERAND  SI FORMAT 1  OP CODE R1 R3	SECO   STOP	ORAGE ERAND 2 20 STORAGE OPERAND 2 20 STORAGE OPERAND 2 20 STORAGE	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 R2  OP CODE R1 X2  OP CODE R1 X2  OP CODE R1 X2  OP CODE R1 X2  OP CODE R1 R3	SECO   STOP   B2   ST16	ORAGE ERAND 2 20 STORAGE OPERAND 2 20 STORAGE OPERAND 1 D2	RD	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  IMMEDIATE OPERAND  SI FORMAT 1  OP CODE R1 R3	SECO   SE	ORAGE ERAND 2 20 STORAGE OPERAND 2 20 STORAGE OPERAND 1 D2	31	
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  OP CODE R1 R3	SECO   STOP   ST	ORAGE ERAND 2 D2 20 STORAGE OPERAND 2 D2 20 OPERAND 2 D2 20 OPERAND 2 D2 20 OPERAND 2 D2 20 OPERAND D1 20 OPERAND	31	THIRD HALFWORD
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  IMMEDIATE OPERAND  SI FORMAT 1  OP CODE R1 R3	SECO   STOP   ST	ORAGE ERAND  2  D2  20  STORAGE OPERAND  2  D1  D1  20  STORAGE OPERAND	31	THIRD HALFWORD
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  OP CODE R1 R3	SECO   STOP   ST	ORAGE ERAND  2  D2  20  STORAGE OPERAND  2  D1  D1  20  STORAGE OPERAND	31	THIRD HALFWORD
FIRST HALFWORD  REGISTER OPERANDS RR FORMAT 1 2  OP CODE R1 R2  OP CODE R1 X2  OP CODE R1 R3  OP CODE R1 R3	SECO   SE	ORAGE ERAND  Do D	31	THIRD HALFWORD

Add Normalized (Long)         ADR         RR         2A         R1, R2           Add Normalized (Long)         AD         RX         6A         R1, D2 (X2, B2, B2, B2, B2, B2, B2, B2, B2, B2, B	)
Add Normalized (Short)         AER         RR         3A         R1, R2           Add Normalized (Short)         AE         RX         7A         R1, D2 (X2, B2           Add Unnormalized (Long)         AWR         RR         2E         R1, R2           Add Unnormalized (Long)         AWR         RX         6E         R1, D2 (X2, B2           Add Unnormalized (Short)         AUR         RR         3E         R1, R2           Add Normalized (Extended)         *AXR         RR         36         R1, R2           Compare (Long)         CDR         RR         29         R1, R2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CER         RR         39         R1, R2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Divide (Short)         D	)
Add Normalized (Short)         AE         RX         7A         R1, D2 (X2, B2, B2, B2, B2, B2, B2, B2, B2, B2, B	)
Add Unnormalized (Long)         AWR         RR         2E         R1, R2           Add Unnormalized (Short)         AW         RX         6E         R1, D2 (X2, B2           Add Unnormalized (Short)         AU         RX         7E         R1, R2           Add Unnormalized (Short)         AU         RX         7E         R1, D2 (X2, B2           Add Normalized (Extended)         *AXR         RR         36         R1, R2           Compare (Long)         CDR         RR         29         R1, R2           Compare (Long)         CDR         RX         69         R1, D2 (X2, B2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CER         RX         79         R1, D2 (X2, B2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DD         RX         6D         R1, D2 (X2, B2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)	)
Add Unnormalized (Short)         AUR         RR         3E         R1, R2           Add Unnormalized (Short)         AU         RX         7E         R1, D2 (X2, B2           Add Normalized (Extended)         *AXR         RR         36         R1, R2           Compare (Long)         CDR         RR         29         R1, R2           Compare (Long)         CDR         RX         69         R1, D2 (X2, B2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CER         RX         79         R1, D2 (X2, B2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DD         RX         6D         R1, D2 (X2, B2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR <td>) ) )</td>	) ) )
Add Unnormalized (Short)         AU         RX         7E         R1, D2 (X2, B2)           Add Normalized (Extended)         *AXR         RR         36         R1, R2           Compare (Long)         CDR         RR         29         R1, R2           Compare (Long)         CD         RX         69         R1, D2 (X2, B2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CE         RX         79         R1, D2 (X2, B2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2)           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Add Normalized (Extended)         *AXR         RR         36         R1, R2           Compare (Long)         CDR         RR         29         R1, R2           Compare (Long)         CD         RX         69         R1, D2 (X2, B2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CE         RX         79         R1, D2 (X2, B2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Compare (Long)         CDR         RR         29         R1, R2           Compare (Long)         CD         RX         69         R1, D2 (X2, B2           Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CE         RX         79         R1, D2 (X2, B2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DD         RX         6D         R1, D2 (X2, B2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Compare (Short)         CER         RR         39         R1, R2           Compare (Short)         CE         RX         79         R1, D2 (X2, B2           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DD         RX         6D         R1, D2 (X2, B2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Compare (Short)         CE         RX         79         R1, D2 (X2, B2)           Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DD         RX         6D         R1, D2 (X2, B2)           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2)           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Divide (Long)         DDR         RR         2D         R1, R2           Divide (Long)         DD         RX         6D         R1, D2 (X2, B2           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Divide (Long)         DD         RX         6D         R1, D2 (X2, B2)           Divide (Short)         DER         RR         3D         R1, R2           Divide (Short)         DE         RX         7D         R1, D2 (X2, B2)           Halve (Long)         HER         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	
Divide (Short)         DE         RX         7D         R1, D2 (X2, B2)           Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	
Halve (Long)         HDR         RR         24         R1, R2           Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	
Halve (Short)         HER         RR         34         R1, R2           Load and Test (Long)         LTDR         RR         22         R1, R2	)
Load and Test (Long) LTDR RR 22 R1, R2	
Load and Test (Short) LTER RR 32 R1, R2	
Load Complement (Long) LCDR RR 23 R1, R2	
Load Complement (Short) LCER RR 33 R1, R2 Load (Long) LDR RR 28 R1, R2	
Load (Long) LDR RR 28 R1, R2 Load (Long) LD RX 68 R1, D2 (X2, B2	)
Load Negative (Long) LNDR RR 21 R1, R2	
Load Negative (Short) LNER RR 31 R1, R2	
Load Positive (Long) LPDR RR 20 R1, R2	
Load Positive (Short)  LPER RR 30 R1, R2  Load (Short)  LER RR 38 R1, R2	
Load (Short)  LE RX 78 R1, D2 (X2, B2	)
Load Rounded (Extended	
to Long) * LRDR RR 25 R1, R2	
Load Rounded (Long to Short) * LRER RR 35 R1, R2	
to Short)	
Multiply (Long) MD RX 6C R1, D2 (X2, B2	)
Multiply (Short) MER RR 3C R1, R2	
Multiply (Short) ME RX 7C R1, D2 (X2, B2	)
Multiply (Extended) * MXR RR 26 R1, R2 Multiply (Long/Extended) * MXDR RR 27 R1, R2	
Multiply (Long/Extended) * MXD RX 67 R1, D2 (X2, B2	
Store (Long) STD RX 60 R1, D2 (X2, B2	
Store (Short) STE RX 70 R1, D2 (X2, B2	
Subtract Normalized (Long) SDR RR 2B R1, R2	
Subtract Normalized (Long) SD RX 6B R1, D2 (X2, B2 Subtract Normalized (Short) SER RR 3B R1, R2	
Subtract Normalized (Short) SE RX 7B R1, D2 (X2, B2	
Subtract Unnormalized (Long) SWR RR 2F R1, R2	
Subtract Unnormalized (Long) SW RX 6F R1, D2 (X2, B2	
Subtract Unnormalized (Short) SUR RR 3F R1, R2	
(Short) SUR RR 3F R1, R2 Subtract Unnormalized	
(Short) SU RX 7F R1, D2 (X2, B2	
Subtract Normalized	
(Extended) * SXR RR 37 R1, R2	
* extended floating point instructions, special feature.	
CHARACTERISTICS FOR CONSTANTS	
Code Type Machine Format	
Code Type Machine Format	
C Character 8-Bit Code for each Character	
X Hexadecimal 4-Bit Code for each Hexadecimal Digit	
B Binary Binary Digits (ones and zeros) F Fixed-point Signed, Fixed-point Binary Format; Normally a Full Wo	-4
H Fixed-point Signed, Fixed-point Binary Format; Normally a Half We	223
E Floating-point Short Floating-point Format; Normally a Full Word	
D Floating-point Long Floating-point Format; Normally a Double Word	
P Decimal Packed Decimal Format	
Z Decimal Zoned Decimal Format A Address Value of Address; Normally a Full Word	
A Address Value of Address; Normally a Full Word V Address Space Reserved for External Symbol Addresses;	
Each Address Normally a Full Word	
S Address in Base Displacement Form	
Y Address Value of Address; Normally a Half Word	

## **EXTENDED MNEMONIC INSTRUCTION CODES**



## GENERAL

Extended Code	Machine Instruction	Meaning
B D2(X2,B2)		Branch Unconditionally
BR R2	BCR 15, R2	Branch Unconditionally
NOP D2(X2,B2)	BC 0, D2(X2,B2)	No Operation
NOPR R2	BCR 0, R2	No Operation (RR)
AFTER COMPARE	NSTRUCTIONS (A:B)	

魩		COMITATIVE IN	ricocrion	0 (12.2)	
	ВН	D2(X2,B2)	BC 2,	D2(X2,B2)	Branch on A High
	BL	D2(X2,B2)	BC 4,	D2(X2,B2)	Branch on A Low
	BE	D2(X2,B2)	BC 8,	D2(X2,B2)	Branch on A Equal B
	BNH	D2(X2,B2)	BC 13,	D2(X2,B2)	Branch on A Not High
	BNL	D2(X2,B2)	BC 11,	D2(X2,B2)	Branch on A Not Low
	BNE	D2(X2,B2)	BC 7,	D2(X2,B2)	Branch on A Not Equal B

BO	D2(X2,B2)	BC 1,	D2(X2,B2)	Branch on Overflow
BP	D2(X2,B2)	BC 2,	D2(X2,B2)	Branch on Plus
BM	D2(X2,B2)	BC 4,	D2(X2,B2)	Branch on Minus
BZ	D2(X2,B2)	BC 8,	D2(X2,B2)	Branch on Zero
BNP	D2(X2,B2)	BC 13,	D2(X2,B2)	Branch on Not Plus
BNM	D2(X2,B2)	BC 11,	D2(X2,B2)	Branch on Not Minu
BNZ	D2(X2,B2)	BC 7.	D2(X2,B2)	Branch on Not Zero

BO	D2(X2,B2)	BC 1,	D2(X2,B2)	Branch if Ones
BM	D2(X2,B2)	BC 4,	D2(X2,B2)	Branch if Mixed
BZ	D2(X2,B2)	BC 8,	D2(X2,B2)	Branch if Zeros
BNO	D2(X2,B2)	BC 14.	D2(X2,B2)	Branch if Not Ones

## **CNOP ALIGNMENT**

ADDRESS

			Doubl	le Word			
	Wo	ord			W	ord	
Half	Word	Half	Word	Half	Word	Half	Word
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
0,4		2,4		0,4		2,4	
0,8		2,8		4,8		6,8	

## **EDIT AND EDIT & MARK SYMBOLS**

Mask	Meaning	Mask	Meaning
hex 40	blank		field separator character
hex 21	significance start character		digit-select character

# PERMANENT STORAGE ASSIGNMENT

DEC	HEX	BINARY	LENGTH	PURPOSE
0	0	0000 0000	double-word	Initial program loading PSW
8	8	0000 1000	double-word	Initial program loading CCW1
16	10	0001 0000	double-word	Initial program loading CCW2
24	18	0001 1000	double-word	External old PSW
32	20	0010 0000	double-word	Supervisor call old PSW
40	28	0010 1000	double-word	Program old PSW
48	30	0011 0000	double-word	Machine-check old PSW
56	38	0011 1000	double-word	Input/output old PSW
64	40	0100 0000	double-word	Channel status word
72	48	0100 1000	word	Channel address word
76	4C	0100 1100	word	Unused
80	50	0101 0000	word	Timer (uses bytes 50, 51 & 52)
84	54	0101 0100	word	Unused
88	58	0101 1000	double-word	External new PSW
96	60	0110 0000	double-word	Supervisor call new PSW
104	68	0110 1000	double-word	Program new PSW
112	70	0111 0000	double-word	Machine-check new PSW
120	78	0111 1000	double-word	Input/output new PSW
128	80	1000 0000	(1)	Diagnostic scan-out area

The size of the diagnostic scan-out area depends on the particular (1) model and I/O channels; for models 30 through 75, maximum size is 256 bytes.

				_	
CONDITION CODES Condition Code Setting	0 8	1 4	2 2	3 1	
Mask Bit Position			2	1	
FLOATING-POINT ARI	IHMETIC				
Add Normalized S/L	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Add Unnormalized S/L	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Compare S/L (A:B)	equal	A low	A high		
Load and Test S/L	zero	Szero	>zero		
Load Complement S/L	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Load Negative S/L	zero	Zelo	>zero		
Load Positive S/L Subtract	2010		2010		
Normalized S/L Subtract	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Unnormalized S/L FIXED-POINT ARITHM	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Add H/F	zero	<zero< td=""><td>&gt;zero</td><td>overflow</td><td></td></zero<>	>zero	overflow	
Add Logical	zero,	not zero,	zero,	not zero,	
	no carry	no carry	carry	carry	
Compare H/F (A:B)	equal	A low	A high		
Load and Test	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Load Complement	zero	< zero	>zero	overflow	
Load Negative	zero	< zero			
Load Positive	zero	<b>-</b>	>zero	overflow	
Shift Left Double	zero	Szero	>zero	overflow	
Shift Left Single	zero	Szero	>zero	overflow	
Shift Right Double	zero	>zero	>zero		
Shift Right Single	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Subtract H/F	zero 	< zero not zero,	>zero	overflow not zero,	
Subtract Logical		no carry	carry	carry	
DECIMAL ARITHMETIC	•	no carry	carry	carry	
Add Decimal	zero	<zero< td=""><td>&gt;zero</td><td>overflow</td><td></td></zero<>	>zero	overflow	
Compare Decimal (A:B)	equal	A low	A high		
Subtract Decimal	zero	<zero< td=""><td>&gt;zero</td><td>overflow</td><td></td></zero<>	>zero	overflow	
Zero and Add	zero	<zero< td=""><td>&gt;zero</td><td>overflow</td><td></td></zero<>	>zero	overflow	
LOGICAL OPERATION					
AND	zero	not zero			
Compare Logical (A:B)	equal	A low	A high		
Edit	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Edit and Mark	zero	<zero< td=""><td>&gt;zero</td><td></td><td></td></zero<>	>zero		
Exclusive OR	zero	not zero			
OR	zero	not zero			
Test Under Mask	zero	mixed		one	
Translate and Test	zero	incomplete	complete		
STATUS SWITCHING					
Test and Set	zero	one			
INPUT/OUTPUT OPERA	ATIONS				
Halt I/O	interruption	CSW stored	burst op	not oper	
	pending		stopped		
Start I/O	successful	CSW stored	busy	not oper	
Test I/O	available	CSW stored	busy	not oper	
Test Channel	available	interruption		not oper	
10st Chamilei	avanauk	pending	Curst IIIout	oper	
PROGRAM STATUS WO	RD	Policial			
PHOGRAM STATOS WO					
System Mask* Key	AMWP*	Interr	uption Code		
0 78	11 12 1	5 16	23 24		31
0 /10		0120			
ILC CC Prog. Mask*	In	struction Add	ress		
32 33 34 35 36 39 40	47 48		55 56		63
0 Multiplexer channel mask			heck mask (M	1)	
1 Selector channel 1 mask		14 Wait state			
2 Selector channel 2 mask		15 Problem s		- (11.0)	
3 Selector channel 3 mask		-33 Instructio		e (ILC)	
4 Selector channel 4 mask	34	-35 Condition		nek	
5 Selector channel 5 mask			nt overflow m		
6 Selector channel 6 mask			verflow mask		
7 External mask			underflow m	ask	
12 USACII mode (A)		39 Significan	CC IIIask		
A one-bit equals on and per	mits an interm	nt.			

<sup>\*</sup> A one-bit equals on, and permits an interrupt.

### CODE FOR PROGRAM INTERRUPTION

Inte	rrupt	ion Code	Program Interrupt	Interrupt	ion Code	Program Interrupt	
Dec	Hex	Binary	Cause	Dec Hex	Binary	Cause	
1 2 3	1 2 3	0000 0001 0000 0010 0000 0011	Operation Privileged op. Execute	9 9 10 A 11 B	0000 1001 0000 1010 0000 1011	Fixed-pt. divide Dec. overflow Decimal divide	
4 5 6	5 6	0000 0100 0000 0101 0000 0110	Protection Addressing Specification	12 C 13 D 14 E	0000 1100 0000 1101 0000 1110	Exp. overflow Exp. underflow Significance	
7 8	7 8	0000 0111 0000 1000	Data Fixed-pt. overflow	15 F	0000 1111	Floatpt. divide	

### HEXADECIMAL AND DECIMAL CONVERSION

To find the decimal number, locate the hex number and its decimal equivalent for each position. Add these to obtain the decimal number. To find the hex number, locate the next lower decimal number and its hex equivalent. Each difference is used to obtain the next hex number until the entire number is developed.

	BY	ΓE			BYT	ΓE			В	TE	
	0123		4567	(	0123	-	4567	0	123	4!	567
HE)	K DEC	HE)	DEC	HE)	( DEC	HE)	X DEC	HEX	DEC	HEX	DEC
0	0	0	0	0	0	0		0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	10
B	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	6		5		4		3		2		

					F	OWERS	OF, 16	POW	ERSO	F 2	
				16n			n		21	1	n
						1 .	0			512	9
						16	- 1		1	024	10
						256	2		2	048	11
					4	096	3		4	096	12
					65	536	4		8	192	13
				1	048	576	5		16	384	14
				16	777	216	6		32	768	15
				268	435	456	7		65	536	16
			4	294	967	296	8		131	072	17
			68	719	476	736	9		262	144	18
		1	099	511	627	776	10		524	288	19
		17	592	186	044	416	11	1	048	576	20
		281	474	976	710	656	12	2	097	152	21
	4	503	599	627	370	496	13	4	194	304	22
	72	057	594	037	927	936	14	8	388	608	23
1	152	921	504	606	846	976	15	16	777	216	24



Deci-	Hexa- deci-	Mnemonic	Graphic & Con- trol Symbols	7-Track Tape	Punched Card Code	System/360 8-Bit Code
mal	mal		BCDIC EBCDIC	BCDIC	Code	Code
0	00		NUL		12-0-1-8-9	0000 0000
1	01		SOH		12-1-9	0000 0001
-2	02		STX		12-2-9	0000 0010
3	03		ETX		12-3-9	0000 0011
4	04	SPM	PF		12-4-9	0000 0100
5	05	BALR	HT		12-5-9	0000 0101
6	06	BCTR	LC		12-6-9	0000 0110
7 .	07	BCR	DEL		12-7-9	0000 0111
8	08	SSK			12-8-9	0000 1000
9	09	ISK	01111		12-2-8-9	0000 1001
10	OA	SVC	SMM		12-2-8-9	0000 1010
11	OB OC	(EBCDIC +)	VT FF		12-4-8-9	0000 1100
13	OD OD	(EBCDIC -)	CR		12-5-8-9	0000 1101
14	0E	(EBCDIC -)	so		12-6-8-9	0000 1110
15	0F		SI		12-7-8-9	0000 1111
16	10	LPR	DLE		12-11-1-8-9	0001 0000
17	11	LNR	DC1		11-1-9	0001 0001
18	12	LTR	DC2		11-2-9	0001 0010
19	13	LCR	TM		11-3-9	0001 0011
20	14	NR	RES		11-4-9	0001 0100
21	15	CLR	NL		11-5-9	0001 0101
22	16	OR	BS		11-6-9	0001 0110
23	17	XR	IL		11-7-9	0001 0111
24	18	LR	CAN		11-8-9	0001 1000
25	19	CR	EM		11-1-8-9	0001 1001
26	1A	AR	CC		11-2-8-9	0001 1010
27	1B	SR	CUI		11-3-8-9	0001 1011
28	1C	MR	IFS		11-4-8-9	0001 1100
29	1D	DR	IGS		11-5-8-9	0001 1101
30	1E	ALR	IRS		11-6-8-9	0001 1110
31	1F	SLR	IUS		11-7-8-9	0001 1111
32	20	LPDR	DS		11-0-1-8-9	0010 0000
33	21	LNDR	sos		0-1-9	0010 0001
34	22	LTDR	FS		0-2-9	0010 0010
35	23	LCDR			0-3-9	0010 0011
36	24	HDR	BYP		0-4-9	0010 0100
37	25	LRDR	LF		0-5-9	0010 0101
38	26	MXR	ETB		0-6-9	0010 0110
39	27	MXDR	ESC		0-8-9	0010 0111
40	28	LDR			0-8-9	0010 1000
41	29	CDR ADR	SM		0-1-8-9	0010 1001
42	2A 2B	SDR	CU2		0-3-8-9	0010 1011
44	2C	MDR	(02		0-4-8-9	0010 1100
45	2D	DDR	ENQ		0-5-8-9	0010 1101
45	2E	AWR	ACK		0-6-8-9	0010 1110
47	2F	SWR	BEL		0-7-8-9	0010 1111
48	30	LPER			12-11-0-1-8-9	0011 0000
49	31	LNER			1-9	0011 0001
50	32	LTER	SYN		2-9	0011 0010
51	33	LCER			3-9	0011 0011
52	34	HER	PN		4-9	0011 0100
53	35	LRER	RS		5-9	0011 0101
54	36	AXR	UC		6-9	0011 0110
55	37	SXR	EOT		7-9	0011 0111
56	38	LER			8-9	0011 1000
57	39	CER			1-8-9	0011 1001
58	3A	AER		Design Park	2-8-9	0011 1010
59	3B	SER	CU3		3-8-9	0011 1011
60	3C	MER	DC4		4-8-9	0011 1100
61	3D	DER	NAK		5-8-9	0011 1101
62	3E	AUR			6-8-9	0011 1110
63	3F	SUR	SUB	The same of the sa	7-8-9	0011 1111

(2) Add C (check bit) for odd or even parity as needed, except for even parity, decimal 64 is CA, the same as decimal 122.

(3) Decimal Feature instructions. (4) System/360 assembler programs require these codes.

365 L		<u> </u>		
RR	FΩ	RN	IΔ	т

Op Code		R <sub>1</sub> /M <sub>1</sub>	R	2 .
0 7	18	11	112	15

R1, R2 – meaningful for all RR instructions except SPM, SVC

BASE AND INDEX REGISTERS

	Base Address or Index	
0 7'8		3

Deci-	Hexa- deci-	Mnemonic		mbols	7-Track Tape	Punched Card Code	System/360 8-Bit Code	(4)
mal	mal		BCDIC	EBCDIC	BCDIC	Code	Code	
64	40	STH		SP	(2)	no punches	0100 0000	
65	41	LA				12-0-1-9	0100 0001	
66	42	STC				12-0-2-9	0100 0010	
67	43	IC				12-0-3-9 12-0-4-9	0100 0011 0100 0100	
68	44	EX				12-0-4-9	0100 0100	NAME OF TAXABLE PARTY.
69	45	BAL				12-0-3-9	0100 0101	
70 71	46	BCT BC				12-0-7-9	0100 0111	
72	48	LH				12-0-8-9	0100 1000	
73	49	СН				12-1-8	0100 1001	
74	4A	AH		4		12-2-8	0100 1010	
75	4B	SH		•	BA8 21	12-3-8 12-4-8	0100 1011	
76	4C	MH	п)	<	BA84 BA84 1	12-4-8	0100 1100 0100 1101	(
77	4D	CVD	<	( +	BA84 1 BA842	12-5-6	0100 1110	+
78	4E 4F	CVB	#	T	BA8421	12-7-8	0100 1111	
79 80	50	ST	&+	&	BA	12	0101 0000	
81	51	31		_		12-11-1-9	0101 0001	
82	52					12-11-2-9	0101 0010	
83	53					12-11-3-9	0101 0011	
84	54	N				12-11-4-9	0101 0100	
85	55	CL				12-11-5-9	0101 0101	
86	56	0				12-11-6-9 12-11-7-9	0101 0110	
87 88	57 58	X L				12-11-7-9	0101 1000	
89	59	C				11-1-8	0101 1001	
90	5A	A		1		11-2-8	0101 1010	
91	5B	S	S	\$	B 8 21	11-3-8	0101 1011	
92	5C	M			B 84	11-4-8	0101 1100	
93	5D	D	1	)	B 84 1	11-5-8	0101 1101	)
94	5E	AL		:	B 842	11-6-8	0101 1110	
95	5F	SL	Δ	7	B 8421	11-7-8	0101 1111 0110 0000	
96	60	STD	7	7	B A 1	0-1	0110 0000	
98	62		1	1	, ·	11-0-2-9	0110 0010	
99	63					11-0-3-9	0110 0011	
100	64					11-0-4-9	0110 0100	
101	65					11-0-5-9	0110 0101	
102	66		1 3 3 3 3 3			11-0-6-9	0110 0110	
103	67	MXD				11-0-7-9	0110 0111	
104	68	LD				11-0-8-9	0110 1000	
105	69	CD				0-1-8 12-11	0110 1001	
106 107	6A 6B	AD SD			A8 21	0-3-8	0110 1010	
107	6C	MD	%(	%	A 8 4	0-4-8	0110 1100	
109	6D	DD	Y		A 8 4 1	0-5-8	0110 1101	986
110	6E	AW	1	>	A 8 4 2	0-6-8	0110 1110	
111	6F	SW	***	?	A 8 4 2 1	0-7-8	0110 1111	
112	70	STE				12-11-0	0111 0000	
113	71			10000		12-11-0-1-9	0111 0001	
114	72					12-11-0-2-9	0111 0010	
115	73		1			12-11-0-3-9	0111 0011	
116 117	74 75		1			12-11-0-5-9	0111 0101	
118	76					12-11-0-6-9	0111 0110	
119	77					12-11-0-7-9	0111 0111	
120	78	LE				12-11-0-8-9	0111 1000	
121	79	CE				1-8	0111 1001	
122	7A	AE	<b>b</b>		A	2-8	0111 1010	
123	7B	SE	# =	#	8 2 1	3-8	0111 1011	
124	7C	ME	@	@	84 84 1	4-8 5-8	0111 1100	,
125	7D	DE	>	-	84 1	6-8	0111 1110	=
126	7E	AU SU	1	= "	8421	7-8	0111 1111	1000000

RX FORMAT R1,D2(X2,B2) R1,S2(X2) R1,D2(0,B2) R1,S2

1	Op Code	$R_1/M_1$	X <sub>2</sub>	B <sub>2</sub>	D <sub>2</sub>	
	0 7	8 11	12 15	16 19	20	31

SHORT FLOATING POINT NUMBER

S Characteristic		Fraction		
0	1 7	8	31	

LONG FLOATING POINT NUMBER - same as short floating point number except fraction is longer -- bits 8 through 63

<b>EXTENDED</b>	PRECISION FLOATING POINT NUMBER			
0 1	63 64	71	72	127
	111111	77		10

Characteristic High-order Fract.

Deci-	Hexa- deci- mal	Mnemonic	Graphic & Control Symbols  BCDIC EBCDIC	(2) 7-Track Tape BCDIC	Punched Card Code	System/360 8-Bit Code
		CCM			12-0-1-8	1000 0000
128 129	80	SSM			12-0-1	1000 0001
130	82	LPSW	b		12-0-2	1000 0010
131	83	(Diagnose)	c		12-0-3	1000 0011
132	84	WRD	d		12-0-4	1000 0100
133	85	RDD	е		12-0-5	1000 0101
134	86	BXH	1		12-0-6	1000 0110
135	87	BXLE	g		12-0-7	1000 0111
136	88	SRL	h		12-0-8	1000 1000
137	89	SLL	i		12-0-9	1000 1001
138	8A	SRA			12-0-2-8	1000 1010
139	8B	SLA			12-0-3-8	1000 1011
140	8C	SRDL			12-0-4-8	1000 1100
141	8D	SLDL			12-0-5-8	1000 1101
142	8E	SRDA			12-0-6-8	1000 1110
143	8I-	SLDA			12-0-7-8	1000 1111
144	90	STM			12-11-1-8	1001 0000
145	91	TM MVI	j k		12-11-1	1001 0001
146	92	TS	k l		12-11-2	1001 0010
	-	NI NI			12-11-4	1001 0110
148	94	CLI	m		12-11-5	1001 0101
149	95	OI	n		12-11-5	1001 0110
151	97	XI	p		12-11-7	1001 0111
152	98	LM	q		12-11-8	1001 1000
153	99	2	r		12-11-9	1001 1001
154	9A				12-11-2-8	1001 1010
155	9B				12-11-3-8	1001 1011
156	9C	SIO			12-11-4-8	1001 1100
157	9D	TIO			12-11-5-8	1001 1101
158	9E	HIO			12-11-6-8	1001 1110
159	9F	TCH			12-11-7-8	1001 1111
160	A0				11-0-1-8	1010 0000
161	A1				11-0-1	1010 0001
162	A2		S		11-0-2	1010 0010
163	A3		t		11-0-3	1010 0011
164	A4		u		11-0-4	1010 0100
165	A5		V		11-0-5	1010 0101
166	A6		w		11-0-6	1010 0110
167	A7		X		11-0-7	1010 0111
168	A8		У		11-0-8	1010 1000
169	A9		Z		11-0-9	1010 1001
170	AA				11-0-2-8	1010 1010
171	AB				11-0-3-8	1010 1011
172	AC				11-0-4-8	1010 1100
173	AD				11-0-5-8	1010 1101
174	AE AF				11-0-6-8	1010 1110
175	Al-				12-11-0-1-8	1010 1111
177	B0	1			12-11-0-1-8	1011 0001
78	B2				12-11-0-2	1011 0010
79	B3				12-11-0-2	1011 0011
80	B4				12-11-0-4	1011 0100
81	B5				12-11-0-5	1011 0101
82	B6				12-11-0-6	1011 0110
83	B7				12-11-0-7	1011 0111
184	B8				12-11-0-8	1011 1000
185	B9				12-11-0-9	1011 1001
186	BA				12-11-0-2-8	1011 1010
187	BB				12-11-0-3-8	1011 1011
188	BC				12-11-0-4-8	1011 1100
189	BD				12-11-0-5-8	1011 1101
190	BE				12-11-0-6-8	1011 1110
191	BF				12-11-0-7-8	1011 1111

RS FORMAT R1,R3,D2(B2) BXH, BXLE R1,D2(B2) Shift R1,R3,S2 LM, STM R1,S2 Shift instructions

Op Code	R <sub>1</sub>		R <sub>3</sub>	B <sub>2</sub>		D <sub>2</sub>	
0	7'8	11'12	15	16 19	9120		31

SI FORMAT

D1(B1) LPSW, SSM, HIO, SIO
TIO, TCH, TS

D1(B1),12 All other SI S1,12 instructions

Op Code		I <sub>2</sub>	B <sub>1</sub>	D <sub>1</sub>	
0	7 '8	15	16 19	20	3

Deci- mal	Hexa- deci- mal	Mnemonic	Graphic & Control Symbols  BCDIC EBCDIC	(2) 7-Track Tape BCDIC	Punched Card Code	System/360 8-Bit Code
192	CO		?	B A 8 2	12-0	1100 0000
193	CI		A A	BA 1	12-1	1100 0000
194	C2		В В	B A 2	12-2	1100 0010
195	C3		C C	BA 21	12-3	1100 0011
96	C4		D D	BA 4	12-4	1100 0100
197	C5		E E	BA 4 1	12-5	1100 0101
198	C6		F F	BA 42	12-6	1100 0110
199	C7		G G	BA 421	12-7	1100 0111
200	C8		н н	BA8	12-8	1100 1000
201	C9		II	B A 8 1	12-9	1100 1001
202	CA				12-0-2-8-9	1100 1010
203	CB				12-0-3-8-9	1100 1011 1100 1100
205	CD				12-0-5-8-9	1100 1101
206	CE				12-0-6-8-9	1100 1110
207	CF			-6	12-0-7-8-9	1100 1111
208	DO		!	B 8 2	11-0	1101 0000
209	D1	MVN	] ]	B 1	11-1	1101 0001
210	D2	MVC	K K	B 2	11-2	1101 0010
211	D3	MVZ	LL	B 21	11-3	1101 0011
212	D4	NC	M M	B 4	11-4	1101 0100
213	D5	CLC	N N	B 4 1	11-5	1101 0101
214	D6	OC	0 0	B 42	11-6	1101 0110
215	D7	XC	P P	B 421	11-7	1101 0111
216	D8		QQ	B 8	11-8	1101 1000
217	D9		R R	B 8 1	11-9	1101 1001
218	DA				12-11-2-8-9	1101 1010
219	DB				12-11-3-8-9	1101 1011
220	DC	TR			12-11-4-8-9	1101 1100
221	DD	TRT			12-11-5-8-9	1101 1101
222	DE	ED (3)			12-11-6-8-9	1101 1110
223	DF E0	EDMK (3)	‡	A 8 2	12-11-7-8-9 0-2-8	1101 1111
225	EI			A 0 2	11-0-1-9	1110 0001
226	E2		s s	A 2	0-2	1110 0010
227	E3		T T	A 21	0-3	1110 0011
228	E4		U U	A 4	0-4	1110 0100
229	E5		v v	A 4 1	0-5	1110 0101
230	E6		w w	A 42	0-6	1110 0110
231	E7		X X	A 421	0-7	1110 0111
232	E8		Y Y	A 8	0-8	1110 1000
233	E9		Z Z	A 8 1	0-9	1110 1001
34	EA				11-0-2-8-9	1110 1010
135	EB				11-0-3-8-9	1110 1011
236	EC				11-0-4-8-9	1110 1100
237	- ED				11-0-5-8-9	1110 1101
38	EE				11-0-6-8-9	1110 1110
39	EF				11-0-7-8-9	1110 1111
40	F0	MVO	0 0	8 2	0	1111 0000
41	F1	MVO	1 1	1	1	1111 0001
42	F2	PACK	2 2	2	2 3	1111 0010 1111 0011
43	F3 F4	UNPK	3 3 4	21	4	1111 0100
45	F5		5 5	4 1	5	1111 0101
46	F6		6 6	42	6	1111 0110
47	F7		7 7	421	7	1111 0111
48	F8	ZAP (3)	8 8	8	8	1111 1000
48	F9	CP (3)	9 9	8 1	9	1111 1001
50	FA	AP (3)		,	12-11-0-2-8-9	1111 1010
51	FB	SP (3)			12-11-0-3-8-9	1111 1011
52	FC	MP (3)			12-11-0-4-8-9	1111 1100
53	FD	DP (3)			12-11-0-5-8-9	1111 1101
54	FE	(3)			12-11-0-6-8-9	1111 1110
55	FF	The same of the sa			12-11-0-7-8-9	1111 1111

## SS FORMAT

Op Code	L <sub>1</sub>	L <sub>2</sub>	B <sub>1</sub>	D <sub>1</sub>	B <sub>2</sub>	1 7 D2
0			16 19			5 36 47
D1(L,B1),D2(B2 S1(L),S2	) { NC, OC, ]	XC, CLC	D1(L1,B	1),D2(L2	,B2) ( P	ACK, UNPK
S1(L),S2	MVC, MV	N, MVZ	S1(L1),S	2(L2)	S M	IVO, AP, CP
	TR, TRT, EL	, EDMK			DP,	MP, SP, ZAP

PACKED DECIMAL NUMBER ZONED DECIMAL NUMBER

digit	digit	 digit	digit	digit	sign
	14.70				
7000	digit	7000	digit	sign	digit

Data Address

### CHANNEL COMMAND WORD

Command Code

			COST COMMON CONTRACTOR		J. O. P. J.			
0			7 8	15	16	23	24	31
Flag	s	0000	1///	7////		Byte Co	unt	
32	36	37 39	9 40	47	48	55	56	63
CD CC SLI SKIP	Bit Bit	33 (40) 34 (20) 35 (10)	causes u causes su suppress	se of commar appression of es transfer of	possil infor	on of next CCW le and data add ble incorrect le mation to main	lress of ngth ir stora	dication ge
PCI	Bit	36 (08)	causes a	n interruption	as Pr	rogram Control	Interi	upt

### CHANNEL STATUS WORD

CHANNEL STATUS	WORD				
Key 0000		Comman	d Address		
0 34 78	15	16	23	24	31
Status			Byte Co	unt	
32 39 4	0 47	48	55	56	63
32 (8000) Attention 33 (4000) Status mod 34 (2000) Control un 35 (1000) Busy 36 (0800) Channel en 37 (0400) Device end 38 (0200) Unit check 39 (0100) Unit excep Byte Count: bits 48-	it end d tion	40 (0080) 41 (0040) 42 (0020) 43 (0010) 44 (0008) 45 (0004) 46 (0002) 47 (0001)	Incorrect Program of Protectio Channel of Channel of Interface Chaining	length check n check data che control control check	ck check check

DASD CHANNEL COMMAND CODES (see A26-5988 and A26-3599)

Command f	or CCW	Count	2.3	)Off Dec	1 1300000	T)On Dec
Control	No Op Seek Seek Cylinder	(not zero) 6 6	03 07 0B	03 07 11		
	Seek Head Set File Mask Space Count	6 1 (not zero)	1B 1F 0F	27 31 15		
	Transfer in Channel Recalibrate (Note 1) Restore (2321 only)	X (not zero) X	X8 13 17	19 23		
Sense Switching	Sense I/O Release Device Reserve Device (Note 2)	6 (not zero) (not zero)	04 94 B4	04 148 180		
Search†	Home Address EQ Identifier EQ Identifier HI	4 (usually) 5 (usually) 5 (usually)	39 31 51	57 49 81	B9 B1 D1	185 177 209
	Identifier EQ or HI Key EQ Key HI	5 (usually) 1 to 255 1 to 255	71 29 49	131 41 73	F1 A9 C9	241 169 201
	Key EQ or HI Key & Data EQ Key & Data HI	1 to 255	69 2D 4D	105 45 77	E9 AD CD	233 173 205
Continue Scan	Key & Data EQ or HI Search EQ Search HI	(Note 3)	6D 25 45	109 37 69	ED A5 C5	237 165 197
	Search HI or EQ Set Status Modifier* Set Status Modifier*		65 35 75	101 53 117	E5 B5 F5	229 181 245
Read†	No Status Modifier Home Address Count	5 8	55 1A 12	85 26 18	D5 9A 92	213 154 146
	Record R0 Data Key & Data	Number of bytes	16 06 0E	22 06 14	96 86 8E	150 134 142
Write	Count, Key & Data IPL Home Address	transferred 5 (usually)	1E 02 19	30 02 25	9E	158
	Record R0 Count, Key & Data Special Count, Key & Data	8+KL+DL of RO 8+KL+DL 8+KL+DL	15 1D 01	21 29 01		
	Data Key & Data determines which command is	DL KL+DL	05 0D	05 13		

The same over determines which command is used. A-not significant with Ton a M-T Off except during Search and Read, bit 0=1 in M-T On. Note 1. For 2311 or 2314 only. Note 2. Two channel switch required except for a 2314/2844 combination. Note 3. Include mask bytes in search argument; these commands are a special feature on 2841.

CHANNE	L COMMAND CODES	п									П		_	12
Device	Command for CCW	-	0				Co 4			7	$\parallel$	Hex		Dec
1052	Read Inquiry BCD Read Reader 2 BCD Write BDC, Auto Carriage Return Write BDC, No Auto Carriage Return No Op Sense Alarm					0 0 0 0 0 0 0	0 0	0 0 0 1	0 0 1 0	0 0 1 1 0 1		0A 02 09 01 03 04 0B		10 02 09 01 03 04 11
2540	Read, Feed, Select Stacker SS			1 S S	D	0	0 0 0 0 1 0	0 0	10					
1442 N1	No   No   No   No   No   No   No   No	is F	M M O O	0 0 CI	M 0 0 M	0 0 0 M	0 0 0	0 0 0 1	0 1 1 0	0				
1403 or 1443	Write, No Space Write, Space 1 After Print Write, Space 2 After Print Write, Space 3 After Print Write, Space 3 After Print Write, Skip To Channel N After Print Diagnostic Read (1403) Diagnostic Read (1443) Sense		0 0 0 0 1 0 0 0	0 0 0 C 0 0 0		0 0 1 1 A 0 0	0	0 0 0 0 0 0 1 1	0 0 0	1 1 1 1 0 0		01 09 11 19 02 06 04		01 09 17 25 02 06 04
Carriage Control	Space 1 Line Immediately Space 2 Line Immediately Space 3 Line Immediately Skip To Channel N Immediately No Op		0 0 0 1 0	0 0 0 C 0	0 0 0 H 0		1 0 1 N 0		1	1 1 1 1		0B 13 1B		11 19 27
	C         H         A         N         Channel           0         0         0         1         1         0         1         1         7           0         0         1         0         2         1         0         0         0         8           0         1         0         0         0         1         0         0         8           0         1         0         0         4         1         0         1         0         1         9           0         1         0         1         0         1         1         1         1         1         1         1           0         1         1         0         6         1         1         0         0         12         1													
UCS	Allow buffer loading Load buffer (no folding) Load buffer (folding) Block data check latch Reset block data check latch		1 1 0 0	1 1 1 1	1 1 1 1 1	0 1 1 1	1 1 0 0 1	0 0 0 0 0	1 1 1	1 1 1 1		EB FB F3 73 7B		235 25:1 243 121 129
2400 Tape*	Read Backward (Overrides Data Converter On)		0 0 0 0 D	0	0 C	0 C	0	1 0 0 1 0	1	0		0C 04 01 02		12 04 01 02
*0 from	C   C   C   Codes   Hex   Dec   D   D   D   D   D    0   0   0   REW   7   7   0   0   200    0   1   0   0   REG   17   23   1   0   800**    1   1   0   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   1   0   0   0   0   0    1   0   0   0   0   0    1   0   0   0   0   0    1   0   0   0   0   0    1   0   0   0   0    1   0   0   0   0    1   0   0   0   0    1   0   0   0   0    1   0   0   0	diff	ieı			:   Set Density	+	1	Set Even Parity	:   Data Converter On	Data Converter Off	Translator On	Translator Off	Request TIE (Track in Error)
parit does Rese odd trans	0   0   Reset Cond	or	nly	-		X X X X	X		x_ x	x	x x x x	x	x_ x_ x_	x